; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -no-integrated-as | FileCheck %s
; PR2094

target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
target triple = "x86_64-apple-darwin8"

define i32 @test1(ptr %v, ptr %blk2, ptr %blk1, i32 %stride, i32 %h) nounwind  {
; CHECK-LABEL: test1:
; CHECK:       ## %bb.0:
; CHECK-NEXT:    movslq %ecx, %rax
; CHECK-NEXT:    ## InlineAsm Start
; CHECK-NEXT:    %eax %rcx %rdx %rax %r8d %rdx %rsi
; CHECK-NEXT:    ## InlineAsm End
; CHECK-NEXT:    ## InlineAsm Start
; CHECK-NEXT:    set %eax
; CHECK-NEXT:    ## InlineAsm End
; CHECK-NEXT:    retq
	%tmp12 = sext i32 %stride to i64		; <i64> [#uses=1]
	%mrv = call {i32, ptr, ptr} asm sideeffect "$0 $1 $2 $3 $4 $5 $6",
         "=r,=r,=r,r,r,r,r"( i64 %tmp12, i32 %h, ptr %blk1, ptr %blk2 ) nounwind
        %tmp6 = extractvalue {i32, ptr, ptr} %mrv, 0
	%tmp7 = call i32 asm sideeffect "set $0",
             "=r,~{dirflag},~{fpsr},~{flags}"( ) nounwind
	ret i32 %tmp7
}

define <4 x float> @test2() nounwind {
; CHECK-LABEL: test2:
; CHECK:       ## %bb.0:
; CHECK-NEXT:    ## InlineAsm Start
; CHECK-NEXT:    set %xmm0, %xmm1
; CHECK-NEXT:    ## InlineAsm End
; CHECK-NEXT:    addps %xmm1, %xmm0
; CHECK-NEXT:    retq
	%mrv = call {<4 x float>, <4 x float>} asm "set $0, $1", "=x,=x"()
	%a = extractvalue {<4 x float>, <4 x float>} %mrv, 0
	%b = extractvalue {<4 x float>, <4 x float>} %mrv, 1
	%c = fadd <4 x float> %a, %b
	ret <4 x float> %c
}

define <4 x i32> @test3() nounwind {
; CHECK-LABEL: test3:
; CHECK:       ## %bb.0:
; CHECK-NEXT:    ## InlineAsm Start
; CHECK-NEXT:    set %xmm0, %xmm1
; CHECK-NEXT:    ## InlineAsm End
; CHECK-NEXT:    paddd %xmm1, %xmm0
; CHECK-NEXT:    retq
	%mrv = call {<4 x i32>, <4 x i32>} asm "set $0, $1", "=x,=x"()
	%a = extractvalue {<4 x i32>, <4 x i32>} %mrv, 0
	%b = extractvalue {<4 x i32>, <4 x i32>} %mrv, 1
	%c = add <4 x i32> %a, %b
	ret <4 x i32> %c
}

